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Abstract—Artificial Neural Networks (ANNs) are increasingly
being used within safety-critical Cyber-Physical Systems (CPSs).
It is important to validate both the timing and functional correct-
ness of these systems. However, most approaches in the literature
consider guaranteeing only the functionality of ANN based
controllers. This issue stems largely from the implementation
strategies used within common neural network frameworks —
their underlying source code is often simply unsuitable for formal
techniques such as static timing analysis. As a result, developers
of safety-critical CPS must rely on informal techniques such as
measurement based approaches to prove correctness, techniques
that provide weak guarantees at best.
In this work we address this challenge. We propose a design
pipeline whereby neural networks trained using the popular
deep learning framework Keras are compiled to functionally
equivalent C code. This C code is restricted to simple constructs
that may be analysed by existing static timing analysis tools. As
a result, if compiled to a suitable time-predictable platform all
execution bounds may be statically derived.
To demonstrate the benefits of our approach we execute an
ANN trained to drive an autonomous vehicle around a race track.
We compile the ANN to the Patmos time-predictable controller,
and show that we can derive worst case execution timings.
I. INTRODUCTION
In safety-critical Cyber-Physical Systems (CPSs), timing
correctness can be as important as functional correctness.
Consider the case published in [1] where an autonomous F1/10
vehicle is using LiDAR to drive safely through a racetrack,
as depicted in Figure 1. A corner approaches. The vehicle
must react appropriately, ensuring that two properties are met:
firstly, that the corner is detected and the steering is changed
to avoid crashing; and secondly, that the decision to steer the
car around the corner is completed in a timely fashion. In
other words, if the car controller takes too long to process the
change in the road, the output of that controller is incorrect
and will potentially lead to a crash.
Figure 1: Autonomous driving course for F1/10 car
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Unfortunately, while traditional control code for CPS such
as autonomous vehicles is designed to be amenable to both
functional verification (e.g. ensure that the car will turn) and
timing verification (e.g. ensure that this decision will take
place quickly enough), often modern control systems involving
Artificial Intelligence (AI) do not. Instead, popular learning
frameworks such as Keras [2] and Caffe [3] rely on train-
ing/validation, simulation, and deployment testing, approaches
which only provide weak guarantees of correctness [4]. In ad-
dition, approaches such as those provided through TensorFlow
Lite [5] are popularising the usage of these kinds of neural
networks in embedded devices without further examination of
the safety implications involved.
To address this there is a push in the literature to bring
formal methodologies into the AI domain [6], [7], especially
within the usage of Artificial Neural Networks (ANNs) such
as Multi-Layer Perceptrons (MLPs) and Convolutional Neural
Networks (CNNs). For example, the case study in [1] was
verified using reachability analysis, whereby the sigmoid ac-
tivation function inside the neurons of the MLP controller
were converted into a non-linear hybrid system before being
analysed using a tool they called Flow* [8], [9]. Despite this,
the issue of timing verification of ANN-based controllers has
received scant attention [4].
In this work we seek to address this challenge by providing
a new design pipeline for converting neural networks trained in
Keras to time-predictable C code. This generated code, once
deployed upon a suitable time-predictable architecture, may
then be statically analysed to formally derive timing bounds.
The rest of this paper is organised as follows. Section II
discusses the state of the art in this area. Section III discusses
our solution to this challenge, where Keras neural networks are
compiled to functionally equivalent C code. Finally, Section IV
presents our evaluation and Section V concludes.
II. BACKGROUND
While it is sometimes common to consider real-time ex-
ecution as simply fast execution, for safety-critical applica-
tions such as those found within CPSs it is not enough to
simply execute your software quickly [10], as rarely-executed
branches not covered by testing may hide the presence of
delays or other timing anomalies [11]. As such, for a system
to be truly real-time, it must be proven to meet its timing
requirements via techniques such as Static Timing Analysis
(STA). Unfortunately, while there has been plenty of work
in the literature focussed on increasing the execution speed
of neural networks (for instance the work presented in [12],
where Redmon et al. present a fast execution framework for
CNNs), the issue of formal timing predictability for ANNs has
received less attention.
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2In many cases, this is related to the underlying imple-
mentations of the neural network libraries used. For STA of
software to take place, two key requirements must be met [10].
Firstly, it must be possible to convert program binaries into
traversable control flow graphs. This can be very difficult given
the presence of program interpreters (for instance if the neural
network is implemented in a language such as Python); the
presence of a complex runtime and/or Operating System (OS);
and/or the presence of dynamic control flows (for instance
code generalised to run many neural networks rather than
being specialised to one). Secondly, the code must be targeted
at a time-predictable processor so that execution times can be
derived for the paths through the control flow graph.
As such, software implementations of neural networks can
be very difficult to time. For instance, TensorFlow Lite [5],
which is one of the most popular tools used by industry to
embed neural networks in cyber-physical devices, features a
runtime and requires Linux to operate — and as such it is not
amenable to formal STA.
To address this challenge, in [4] Roop et al. proposed
synchronous execution of neural networks, where they may
be designed with synchronous programming languages such
as Esterel and then executed on a time-predictable processor
such as Patmos [13]. However, their approach was limited, and
not all networks could be timed.
Other approaches, observing that neural networks can be
compiled to hardware rather than software (such as in Had-
doc2 [14]) focus on timing hardware implementations of
neural networks [15]. Other hardware-based approaches also
exist, although these mainly focus on performance [16] rather
than predictability. In addition, deploying neural networks to
reconfigurable hardware is much more complex process than
that provided through software tools such as Keras.
III. KERAS2C: OUR DESIGN APPROACH
There is no fundamental reason that implementations of
neural networks must be so difficult to time. At their heart,
neural networks such as MLPs and CNNs are just different
kinds of feed-forward mathematical functions. In this section
we detail how a neural network, trained in Keras [2] to drive
the autonomous vehicle track in Figure 1, may be formally
implemented in a time-predictable manner.
A. Design Process
The Keras2C design process is depicted in Figure 2. Users
will (1) design and train their networks using the Keras
(1) Design NN in
Keras
(2) Test
functionality 
w/ Keras
(3) Compile using
Keras2C
(5) Test
timing
w/ Platin
Fail
Fail
(4) Compile using
Patmos-Clang
(6) Implementation
with requirements
met
Pass
Pass
Figure 2: Keras2C Design Process
framework then (2) use the normal validation process to check
functionality. From (3) the saved Keras network files (an
architecture.json which describes the network structure, and
a weights.h5 storing the network’s trained weights) are given
to the Keras2C tool which generates a folder of .c and .h
files. These may then be (5) compiled with the open-source
Patmos-clang compiler, and the output of the compilation
further analysed with the existing STA tool platin [17] to
derive Worst-Case Execution Time (WCET). If satisfactory,
these files may then be considered the final implementation
(6) of the neural network.
B. Compiling Multi-Layer Perceptrons (MLPs)
Let us examine this more formally for an MLP type neural
network, as this is suitable for driving the autonomous vehicle
around the track in Figure 1. An MLP can be encoded as
Definition III.1.
Definition III.1. An MLP can be formalised as a tuple M =
〈I,O,L,N,α,B,C,W, f 〉, where:
• I is a finite collection of n input variables with its domain
being I = Rn
• O is a finite collection of m output variables with its
domain being O = Rm
• L is a set of layers where l0 represents the input layer
and l|L|−1 represents the output layer.
• N is a set of neurons.
• α : L→ N is a neuron mapping function α(ln) where no
neuron can appear in more than one layer. Neurons in the
input layer are mapped to inputs I (i.e. |α(l0)|= |I|), and
neurons in the output layer are mapped to outputs O (i.e.
|α(l|L|−1)|= |O|).
• B : N→R is a function B(ni) which returns a real-valued
bias for a given neuron.
• C ⊆ N ×N is an ordered set of inter-layer connections
ci, j between neurons ni and n j such that ni ∈ α(lk) and
n j ∈ α(lk+1) (i.e. connections can only go from a neuron
in one layer to a neuron in the next layer).
• W : C → R is a function W (ci, j) which returns a real-
valued weighting for a given connection ci, j ∈C.
• f : R→ R is the neuron activation function (e.g. ReLU).
An MLP according to Definition III.1 can be straightfor-
wardly executed using Algorithm 1. Here, lines 1-3 set the
input neuron layer to simply be their input values from I.
Lines 4-12 then compute the value of all other neurons (in the
hidden and output layers), by first setting all other neurons to
their initial value i.e. their bias (line 6) and then summing their
source neuron values multiplied by their connection weights
(lines 7-9) before passing the sum into their activation function
(line 10). Finally, the output collection O can be produced
(lines 13-15).
It is straightforward to see that if Algorithm 1 is directly
realised as static C code with bounded for loops then this
execution will be time-predictable. However, while this ap-
proach is fundamentally the same as any used by the popular
machine learning frameworks such as Keras, they focus on
dynamic approaches for improving average-case execution
3Algorithm 1 Execution of an MLP M
1: for all ni ∈ α(l0) do
2: ni← from input(I,nI)
3: end for
4: for each l ∈ L\ l0 do
5: for each ni ∈ α(l) do
6: ni← B(ni)
7: for each ch,i ∈C from nh to ni do
8: ni← ni +nh ∗W (ch,i)
9: end for
10: ni← f (ni)
11: end for
12: end for
13: for all ni ∈ α(lk) where k = |L|−1 do
14: set output(O,ni)
15: end for
time, featuring optimisations that can introduce unexpected
delays and timing anomalies, and effectively prevent STA.
In our case, we instead use the methodology in Algorithm 1
to generate functionally equivalent C code from the saved
Keras network files. The C code is static, only capable of
executing the ANN it is generated from, and no operating
system or runtimes are required.
C. Other network types
Definition III.1 and Algorithm 1 are designed for static
execution of MLPs. However, any stateless feedforward neural
networks (such as CNNs) may be executed in a similar
manner, as they too may be simply considered sequences of
mathematical operations.
IV. EVALUATION
In this section, we evaluate the efficacy of our approach for
a range of available benchmarks against two other methodolo-
gies. Firstly, we examine our approach in a formal setting
by benchmarking it against the existing results in [4] for
time-predictable execution of neural networks on the Patmos
architecture. Then, we examine the raw scalability and raw
performance of our approach more generally by benchmarking
it against the popular TensorFlow Lite framework.
A. Comparison with Synchronous ANNs (SANNs)
[4] introduces a synchronous framework for execution of
ANNs that they term SANN. In this section we will benchmark
our approach against their proposal.
1) Methodology: Using the SANN approach, neural net-
works are trained offline and then compiled in a framework
involving the Esterel programming language to C code. How-
ever, while they could execute both CNNs and MLPs, only
MLPs were compiled to predictable C code, which could then
be executed over the time-predictable Patmos architecture,
detailed here.
2) The Patmos time-predictable processor: The Pat-
mos [13] processor is one part of the larger T-CREST [18]
project, which features a series of time-predictable hard-
ware and associated tools, including interconnect, memories,
and software tool-chain including the LLVM-based compiler
Patmos-clang and the WCET analysis tool Platin [19].
Patmos is a RISC style processor optimised for WCET
analysis. An example of this optimization is the use of special
cache types to aid WCET analysis: a stack cache, reserved
for stack allocated data, and a method cache for full function
caching. If the function does not fit into a cache block, it is
broken into smaller functions by the compiler.
3) Benchmarking: For this approach we compare four
benchmarks from SANN [4]. Of the four, only XOR and Adder
had formal analysis presented in the original paper, however
our tool can generate predictable code for any MLP and CNN
from Keras. In addition, we also present the results for F1/10
running on Patmos, presented both with and without the fix16
library used in the SANN benchmarks. All benchmarks were
analysed over a single-core 50MHz Patmos processor.
Benchmark Number ofconnections
SANN WCET
(ms) from [4]
Keras2C WCET
(ms)
XOR 9 0.82 0.1
Adder 15 0.49 0.1
Rabbit 576 Unavailable 2.93
Wolf 840 Unavailable 4.03
F1/10 (fix16) 24,320 N/A 82.83
F1/10 (float) 24,320 N/A 3,235.39
Table I: Benchmarking Keras2C against SANN. Presented
times are “per invocation”.
As can be seen in Table I, the Keras2C code runs faster
than the SANN approach. We believe this is due to overheads
introduced by the Esterel compilation process. Our approach
is also more amenable to STA, as the CNN library utilised in
the original approach is not suitable for analysis.
4) Results for the F1/10 case study: Consider the track
depicted in Figure 1. It is 20m by 10m with a width of 1.5m.
The racing car starts from the mid-point of the left side of
the track, drives forwards and makes two left turns, and will
finally stop at the mid-point of the right slide of the track.
The vehicle is initially stationary, and it accelerates until its
velocity reaches 2.4ms−1. It typically takes the car approxi-
mately 20s to complete the track.
In the original case study, the car’s controller is expected to
emit a control output every 100ms (i.e. every 0.24m of travel
distance at top speed). If this deadline is not met then an error
will be introduced. If the deadline continues to fail to be met
then further errors are introduced. Eventually these errors may
build up sufficiently that the car will crash.
Utilising our approach, the F1/10 case study is guaranteed
to execute in 82.83ms when utilising the fix16 library for fixed
point math. However, if this library is not used, timing anal-
ysis becomes inaccurate due to the difficulties involved with
predicting execution time for floating point computations [20],
and meeting the 100ms deadline cannot be guaranteed.
5) Analysing the LeNet-5 benchmark: To demonstrate our
ability to analyse CNNs, we also analyse the 60,000 parameter
benchmark LeNet-5 [21]. Given the same Patmos core at
50MHz, the toolchain derives a WCET of 751.84ms (when
using fix16) and 30,381ms (when using floats).
4B. Performance Comparison with TensorFlow Lite
TensorFlow Lite is a popular tool for executing neural
networks on platforms such as smartphones and embedded
computers (e.g. the ARM-based Raspberry Pi). It uses a
dynamic runtime with a background garbage collector to
execute its neural networks, and requires a full underlying OS.
As such it is not amenable to STA, unlike Keras2C.
Benchmark Number ofconnections
TensorFlow Lite Keras2C
Avg.
(ms)
WCET
(ms)
Avg.
(ms)
WCET
(ms)
XOR 9 0.027 15.10 0.0023 0.06
Adder 15 0.024 10.06 0.0026 0.064
Rabbit 576 0.046 10.15 0.026 0.14
Wolf 840 0.048 13.07 0.037 0.13
F1/10 24320 0.096 2.269 0.98 1.401
Table II: Benchmarking Keras2C against TensorFlow Lite.
Presented times are “per invocation”. Lower is better.
Table II presents our comparison with TensorFlow Lite on
a Raspberry Pi Model 3B, where we measured the execution
times of the network over a random input using the system
clock. This is repeated for one million invocations. For fair-
ness, we omit time taken for the I/O of both frameworks
as well as the first 100 ticks of TensorFlow Lite due to
its significant “wind up” time. As can be seen, while our
approach is faster in the average case for the smaller networks,
TensorFlow Lite outperforms our C code for the larger F1/10
network. This is likely due to its internal optimisation routines
which focus on average case performance. However, these
optimisations come at a cost, with unexpected delays in the
worst case and overheads introduced for small networks. As
such, in all benchmarks our framework (as it is optimised for
timing predictability) had a lower measured WCET.
V. CONCLUSIONS
Neural networks are increasingly being adopted within CPS.
However, while these systems might have safety-critical timing
requirements, there are few approaches for verifying timing
properties of neural network based code. Through a series of
benchmarks we have demonstrated our approach, Keras2C.
It addresses the challenge through a simple-to-use toolchain
for converting neural networks trained in Keras to C code
amenable to static timing analysis. Keras2C is made freely
available at https://aitransformer.com.
Future work could examine how certain optimisations could
be integrated to improve average-case performance without
compromising our timing predictability.
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